Bel ons: 06 - 42 84 99 00

Signal loss in high-frequency PCBs comes from four main sources: dielectric absorption in the substrate material, conductor resistance and skin effect losses, impedance mismatches at discontinuities, and radiation from poorly routed traces. At GHz frequencies, dielectric loss becomes the dominant factor, meaning the substrate material you choose has more influence on signal integrity than almost any other design decision. Understanding how each mechanism works, and how they interact, is the foundation of effective RF PCB design.

The physics behind high-frequency signal degradation

Every signal traveling through a PCB trace loses energy along the way. At low frequencies, this is rarely a problem. But as signals move into the GHz range, the physics change dramatically, and what were once negligible effects start to dominate performance.

High-frequency signal attenuation has two fundamental origins: energy absorbed by the materials surrounding the conductor, and energy dissipated within the conductor itself. These losses are frequency-dependent, which means they grow worse as operating frequencies increase. A substrate that performs acceptably at 1 GHz may cause unacceptable insertion loss at 10 GHz, even with identical trace geometry. This frequency sensitivity is why RF and microwave designers treat material selection as a first-order design variable, not an afterthought.

A third mechanism, radiation loss, occurs when signal energy escapes into free space rather than traveling along the intended path. This typically results from poor trace routing, inadequate ground planes, or abrupt changes in transmission line geometry. While radiation loss is generally smaller than dielectric or conductor losses in well-designed boards, it becomes significant at millimeter-wave frequencies and in densely packed layouts where coupling between adjacent structures adds up.

Dielectric loss: the dominant factor at GHz frequencies

Dielectric loss is the energy absorbed by the substrate material as the electromagnetic field associated with the signal oscillates through it. It is quantified by the dissipation factor, or loss tangent (tan δ), and it scales directly with frequency. Double the frequency, and dielectric losses roughly double as well.

The loss tangent of a substrate material describes how efficiently it stores versus dissipates electrical energy. A material with a low loss tangent, such as PTFE or ceramic-filled laminates, allows signals to propagate with minimal absorption. Standard FR-4, with a loss tangent typically between 0.02 and 0.025, is adequate for digital applications but introduces significant insertion loss in PCB designs operating above 1 to 2 GHz.

The dielectric constant (Dk), also called relative permittivity, matters too, though for a different reason. A higher Dk slows the signal propagation velocity and compresses wavelength, which affects trace length calculations and phase matching. More importantly, Dk variation across frequency and temperature causes signal distortion in wideband systems. Stable, low-Dk materials are therefore preferred in precision RF and millimeter-wave applications where phase accuracy is critical.

Conductor and impedance mismatch losses

Conductor losses arise from the resistance of the copper traces themselves. At high frequencies, the skin effect concentrates current flow in a thin layer at the surface of the conductor, effectively reducing the cross-sectional area carrying current and increasing resistance. This skin depth shrinks with the square root of frequency, so conductor losses scale with the square root of frequency rather than linearly.

Surface roughness of the copper plays an important role here. At GHz frequencies, the skin depth can be comparable to the surface roughness of standard electrodeposited copper. Current is forced to follow the microscopic peaks and valleys of the conductor surface, increasing the effective path length and adding resistance. Low-profile or ultra-low-profile copper foils are used in high-frequency designs specifically to reduce this effect.

Impedance mismatch is a separate but related source of loss. When a signal encounters a discontinuity where the characteristic impedance changes abruptly, part of the signal energy reflects back toward the source rather than continuing forward. These reflections degrade signal integrity, cause standing waves, and reduce the power delivered to the load. Common sources of mismatch include:

  • Via transitions between routing layers
  • Connector launches and pad geometries
  • Trace width changes at component pads
  • Bends and corners in transmission lines
  • Stubs left by through-hole vias not used for signal routing

Managing impedance continuity across the entire signal path, from source to load, is as important as managing the losses within the traces themselves.

How substrate material selection controls signal integrity

The substrate is the single most influential material variable in RF PCB design. It determines the dielectric loss, the characteristic impedance of transmission lines, the thermal behavior of the board, and the mechanical stability of the assembly. Choosing the wrong substrate for a given frequency range can make signal integrity targets impossible to meet, regardless of how carefully the layout is executed.

For applications in the low GHz range, high-performance laminates such as the Rogers RO4000 series or similar ceramic-filled hydrocarbon materials offer a practical balance of low loss tangent, controlled Dk, and processability compatible with standard PCB fabrication. At higher frequencies, into the millimeter-wave range, the requirements become more demanding and materials with even lower loss tangents are needed.

Ceramic substrates occupy a distinct position in this landscape. Pure ceramic materials offer inherently low dielectric loss, excellent dimensional stability, and thermal conductivity values far above those of organic laminates. These properties make ceramic-based substrates attractive for power electronics, RF front-end modules, and applications where thermal management and signal integrity must be optimized simultaneously. The trade-off has historically been brittleness and limited formability, which constrains how ceramic substrates can be integrated into complex assemblies. Advances in ceramic nanofiber materials are beginning to change this constraint, enabling ceramic performance in more flexible, manufacturable forms.

Design and layout practices that minimize attenuation

Material selection sets the ceiling on achievable performance, but layout and design execution determine whether that ceiling is actually reached. Even with an excellent substrate, poor layout choices can introduce losses and reflections that undermine the material’s advantages.

A disciplined approach to RF PCB layout involves several interconnected practices:

  1. Control trace geometry precisely. Characteristic impedance is determined by trace width, substrate thickness, and Dk. Any deviation from the target width shifts impedance and introduces mismatch. Use field solvers to calculate trace dimensions rather than relying on simplified formulas at high frequencies.
  2. Minimize via transitions. Every via introduces parasitic inductance and capacitance. Where transitions are unavoidable, use back-drilled vias to remove stubs, and model the via structure to understand its effect on insertion loss.
  3. Maintain continuous ground reference planes. Splits, slots, or cutouts in ground planes beneath signal traces disrupt the return current path, increase loop inductance, and raise radiation. Keep reference planes solid and uninterrupted under RF signal traces.
  4. Route RF traces as short as possible. Every additional millimeter of trace adds loss. Prioritize component placement to minimize the length of critical signal paths before routing begins.
  5. Isolate RF from digital circuitry. High-speed digital signals generate broadband noise that can couple into sensitive RF traces. Physical separation, guard traces, and careful power distribution design all help reduce this interference.

Simulation plays an essential role in validating these decisions before fabrication. Electromagnetic simulation tools allow designers to model insertion loss, return loss, and coupling across the full operating frequency range, catching problems that are difficult or impossible to diagnose after the board is built. Combining rigorous simulation with careful material selection gives the best chance of meeting signal integrity targets on the first build.

How Flexiramics helps with signal integrity in high-frequency PCBs

We build advanced ceramic nanofiber materials designed specifically for demanding high-frequency and high-performance applications. Our Flexiramics® material platform addresses one of the core challenges in RF and power electronics design: combining the electrical and thermal properties of ceramics with the flexibility and processability that modern manufacturing requires.

For engineers working on PCB signal integrity and RF substrate selection, our materials offer a distinct set of advantages:

  • Low dielectric loss inherent to the ceramic composition, supporting signal integrity at GHz frequencies
  • High thermal conductivity relative to organic laminates, enabling effective heat management alongside signal performance
  • Electrical insulation with the stability and consistency expected from ceramic materials
  • Flexibility and formability that conventional rigid ceramic substrates cannot offer, opening new integration possibilities in electronics packaging and advanced substrates
  • Customizable geometry and composition to match the specific requirements of your application

Whether you are designing RF front-end modules, power electronics substrates, or advanced packaging for high-frequency systems, our ceramic material solutions are worth exploring. If you want to understand how our materials can fit your specific design challenge, get in touch with us and we will be glad to discuss it.

Frequently Asked Questions

How do I know if my PCB design needs an RF-grade substrate instead of standard FR-4?

A practical rule of thumb is to evaluate FR-4 alternatives whenever your operating frequency exceeds 1–2 GHz, your insertion loss budget is tight, or phase accuracy is critical across a wide bandwidth. If your simulation or prototype measurements show insertion loss significantly higher than expected from conductor losses alone, dielectric absorption from FR-4 is likely the culprit. Running a loss budget analysis early in the design process — separating conductor, dielectric, and mismatch contributions — will quickly reveal whether a substrate upgrade is necessary.

What is a realistic insertion loss target for a well-designed high-frequency PCB trace, and how do I measure it?

Insertion loss targets vary widely by application, but a commonly accepted guideline for RF transmission lines is to keep loss below 1 dB per wavelength at the operating frequency. In practice, this translates to roughly 0.1–0.5 dB per inch at frequencies in the low GHz range, depending on substrate and trace geometry. Measurement is best done using a vector network analyzer (VNA) with calibrated SMA or GPPO launches on purpose-built test coupons that replicate your actual trace geometry and stackup.

What are the most common mistakes engineers make when routing RF traces for the first time?

The most frequent mistakes are using 90-degree corners instead of chamfered or curved bends, leaving via stubs on through-hole vias that cross RF layers, and failing to maintain a continuous ground reference plane directly beneath the signal trace. Another common error is relying on simplified impedance calculators rather than 2.5D or 3D field solvers, which can produce significant inaccuracy at millimeter-wave frequencies. Starting with a clean transmission line topology — short traces, minimal layer transitions, and solid ground planes — eliminates most of these issues before they become problems.

How does surface roughness of copper foil actually affect signal loss in practice, and is switching to low-profile copper worth the cost?

At frequencies above a few GHz, the skin depth of copper shrinks to just a few microns — comparable to the surface roughness of standard electrodeposited (ED) copper, which typically has an Rz roughness of 6–10 µm. This forces current to travel a longer effective path along the conductor surface, increasing resistance and adding measurable insertion loss. Switching to low-profile (LP) or ultra-low-profile (ULP) copper foils, with Rz values of 2 µm or below, can reduce conductor loss by 20–40% at 10 GHz and above, making the cost premium well justified for high-performance RF and millimeter-wave designs.

Can I mix RF-grade and standard FR-4 layers in the same PCB stackup to save cost?

Hybrid stackups combining high-performance RF laminates with standard FR-4 layers are used in production, but they introduce significant fabrication and design complexity. The two materials have different coefficients of thermal expansion (CTE), dielectric constants, and resin flow characteristics, which can cause delamination, warpage, and impedance inconsistencies if not carefully managed. If you pursue this approach, work closely with your PCB fabricator from the earliest design stage, use only the RF-grade material on the layers carrying high-frequency signals, and validate the stackup with electromagnetic simulation before committing to fabrication.

How do ceramic substrates compare to PTFE-based laminates like Rogers for millimeter-wave applications?

Both ceramic and PTFE-based materials offer low dielectric loss suitable for millimeter-wave use, but they differ in thermal conductivity, mechanical properties, and manufacturability. PTFE laminates are well-supported by standard PCB fabrication processes and are widely available in controlled-Dk variants, making them the default choice for most RF PCB designs. Ceramic substrates offer significantly higher thermal conductivity — often 10 to 100 times greater than PTFE laminates — which makes them the preferred option when heat dissipation and signal integrity must be optimized together, such as in power amplifier modules or high-density RF front ends. Emerging flexible ceramic materials are beginning to close the processability gap that has historically limited ceramic adoption in complex PCB assemblies.

At what point in the design process should I involve electromagnetic simulation, and which tool types are most appropriate?

EM simulation should be introduced as early as the stackup and component placement phase, not reserved for post-layout verification. At the transmission line and via level, 2.5D planar solvers such as Ansys SIwave or Keysight ADS Momentum are efficient and accurate. For complex 3D structures — connector launches, via arrays, or transitions between substrates — full 3D solvers like HFSS or CST Studio Suite provide the accuracy needed to capture parasitic effects. Running simulation iteratively alongside layout, rather than as a final check, dramatically reduces the number of costly board spins required to meet signal integrity targets.